At Hot Chips last week, IBM announced its new mainframe Z processor. It’s a big interesting piece of kit that I want to do a wider piece on at some point, but there was one feature of that core design that I want to pluck out and focus on specifically. IBM Z is known for having big L3 caches, backed with a separate global L4 cache chip that operates as a cache between multiple sockets of processors – with the new Telum chip, IBM has done away with that – there’s no L4, but interestingly enough, there’s no L3 either. What they’ve done instead might be an indication of the future of on-chip cache design.
Go to Source
Author: Dr. Ian Cutress
Kirby Lee-USA TODAY SportsKirby Lee-USA TODAY Sports On the night of the 2024 NFL Draft,…
An ODNR Lake Loramie welcome center is currently under construction in a field located next…
Brian Jones, of Satellite Beach, Fla., made a composite image of the photos he took…
MARIA STEIN — Grand Lake Health System recently announced Kathleen Heitkamp, CNP, as the newest…
DAYTON — National Institutes of Health (NIH) observes April as National Stress Awareness Month. Sources…
MARIETTA — Marietta College students are set to perform and help backstage in the upcoming…
This website uses cookies.
Read More